1
00:00:00,080 --> 00:00:08,080
did you ever suddenly wake up and realize holy smokes that thing that felt like

2
00:00:05,040 --> 00:00:10,440
yesterday was seven years ago that's

3
00:00:08,080 --> 00:00:15,040
ddr4 i know right 2014 this stuff came out

4
00:00:13,200 --> 00:00:20,560
see you later cause there's a new kid in town ddr5 desktop platforms are right

5
00:00:18,320 --> 00:00:25,039
around the corner and it's time to meet the fifth generation memory technology

6
00:00:22,960 --> 00:00:29,679
that's going to be juicing up our speeds and our capacities for at least the next

7
00:00:27,359 --> 00:00:33,520
few years starting with a physical look at what's different followed by a deeper

8
00:00:31,519 --> 00:00:37,920
dive into what makes this new breed of RAM stand out just like our sponsor

9
00:00:35,840 --> 00:00:41,520
glasswire stands out keep track of the weird stuff that's connecting to your pc

10
00:00:39,840 --> 00:00:45,920
even when you aren't using it with glass wire if a strange device joins your Wi-Fi

11
00:00:43,520 --> 00:00:49,840
you'll be notified instantly get 25 off using code Linus at the link below

12
00:00:57,199 --> 00:01:04,799
this is it my first hands-on with a full retail kit

13
00:01:01,680 --> 00:01:06,880
of ddr5 memory on the surface it really

14
00:01:04,799 --> 00:01:11,920
doesn't look very different in fact it even has the same 288 pins as ddr4

15
00:01:10,240 --> 00:01:17,920
memory but don't imagine that you're going to be fitting it into the same slot the key has been moved to prevent

16
00:01:15,840 --> 00:01:21,040
any but the most determined users from managing to mix up their memory

17
00:01:19,759 --> 00:01:26,320
generations and for good reason one of the biggest

18
00:01:23,200 --> 00:01:28,960
changes from ddr4 is immediately visible

19
00:01:26,320 --> 00:01:33,920
on our bare board here look at this the power management integrated circuit or

20
00:01:31,040 --> 00:01:38,720
pmic has been moved from the motherboard to the memory module itself now the pmix

21
00:01:36,720 --> 00:01:43,600
role is to take one of the standard output voltages from your computer power

22
00:01:40,400 --> 00:01:45,840
supply in this case 5 volts and convert

23
00:01:43,600 --> 00:01:51,119
it to the lower 1.1 volts that are required by the ddr5 chips here on the

24
00:01:48,159 --> 00:01:55,439
module this move was absolutely key to making the signal integrity improvements

25
00:01:52,960 --> 00:02:00,960
that were required to ramp ddr5 up to speeds 50 higher than last gen and even

26
00:01:58,719 --> 00:02:05,520
beyond if this alleged leaked roadmap is to be believed one curious side effect

27
00:02:03,119 --> 00:02:10,720
of this though is that even though ddr5 runs at nearly 10 percent lower voltages

28
00:02:08,000 --> 00:02:15,520
than ddr4 which should lower power draw the onboard pmic is not going to operate

29
00:02:13,040 --> 00:02:19,200
at 100 efficiency meaning that we could actually end up needing to deal with a

30
00:02:17,040 --> 00:02:22,640
small amount of waste heat on each module g-scale assures me though that

31
00:02:21,040 --> 00:02:26,879
it's unlikely we'll see a return to those clip-on RAM fans from the ddr2

32
00:02:25,200 --> 00:02:30,160
days those things really sucked they were loud and the fans failed all the

33
00:02:28,480 --> 00:02:35,760
time another side effect of moving the pmic on module is that it adds cost to

34
00:02:32,560 --> 00:02:38,080
the individual modules so once you also

35
00:02:35,760 --> 00:02:43,360
account for the more complicated pcb design and the early adopter tax you can

36
00:02:40,640 --> 00:02:49,200
expect ddr5 modules to be significantly more expensive than ddr4 modules of the

37
00:02:46,000 --> 00:02:51,519
same capacity now in theory some of this

38
00:02:49,200 --> 00:02:55,519
cost should be offset by removing power management from the motherboard but i've

39
00:02:53,680 --> 00:02:58,959
only rarely seen motherboards get cheaper from one generation to the next

40
00:02:57,440 --> 00:03:03,040
and in light of the ongoing worldwide semiconductor shortage not to mention

41
00:03:00,879 --> 00:03:07,120
the inclusion of pci express gen 5 on these upcoming platforms which has its

42
00:03:05,200 --> 00:03:11,680
own costly trace routing challenges i will be pretty surprised if it happens

43
00:03:09,120 --> 00:03:14,879
this time the good news though is ddr5 comes with some pretty spectacular

44
00:03:13,120 --> 00:03:19,200
benefits that aren't immediately obvious on a spec sheet like i'd forgive you for

45
00:03:17,040 --> 00:03:23,599
looking at the launch jdeck ddr5 frequency of 4 800 mega transfers per

46
00:03:21,680 --> 00:03:27,440
second and thinking wow that sounds pretty unexceptional

47
00:03:25,519 --> 00:03:31,680
compared to something like this g skill kid on new egg that's rated at a

48
00:03:29,040 --> 00:03:37,040
blistering 5300 mega megatransfers per second especially considering that cast

49
00:03:34,159 --> 00:03:41,280
latency or the number of RAM cycles to fulfill a data request is expected to be

50
00:03:39,200 --> 00:03:44,959
in the neighborhood of double compared to last gen but here's the thing

51
00:03:43,200 --> 00:03:49,280
remember that video we did recently explaining how frequency alone doesn't

52
00:03:47,040 --> 00:03:54,480
paint the full picture of performance well for one thing the memory controller

53
00:03:51,760 --> 00:03:59,040
in your ddr4 compatible CPU it wasn't designed with these kinds of speeds in

54
00:03:56,319 --> 00:04:02,879
mind so as with any form of overclocking it's a bit of a crap shoot whether it'll

55
00:04:00,640 --> 00:04:06,400
even work with super fast modules like those ones and for another past a

56
00:04:04,959 --> 00:04:11,439
certain point there are actually internal bottlenecks on the memory ics

57
00:04:09,599 --> 00:04:15,680
that's the chips on the module that would prevent them from properly taking

58
00:04:13,120 --> 00:04:19,840
advantage of any additional speed anyway this part's a little complicated but

59
00:04:17,280 --> 00:04:24,240
bear with me internally each ic has these two-dimensional grids of bits you

60
00:04:22,560 --> 00:04:29,840
know zeros and ones and they're called banks these banks get bundled into bank

61
00:04:26,880 --> 00:04:33,840
groups and to explain it simply whenever a bank group fires off the data

62
00:04:31,759 --> 00:04:37,759
requested by the CPU that bank group needs a little bit of time to recover

63
00:04:35,680 --> 00:04:41,759
during that time the other bank groups fire one after the other to fill up a

64
00:04:39,919 --> 00:04:46,479
burst buffer you can think of it kind of like a minigun where each barrel is a

65
00:04:44,000 --> 00:04:50,960
bank group and the bullets are data bits firing into the buffer except

66
00:04:49,120 --> 00:04:55,680
what happens if the module is running at such a high speed that we roll back

67
00:04:53,199 --> 00:05:00,639
around to our first bank group before it's recovered that's a problem

68
00:04:58,320 --> 00:05:06,160
that could be the bottleneck so to solve it ddr5 doubles the number of bank

69
00:05:03,600 --> 00:05:09,840
groups from four to eight that gives each bank group way more time to cool

70
00:05:08,160 --> 00:05:15,120
down and pretty much guarantees that we'll be able to properly take advantage

71
00:05:11,840 --> 00:05:17,039
of speeds well beyond the 6 000 or so

72
00:05:15,120 --> 00:05:22,240
mega transfers per second of first generation oc kits like this trident z5

73
00:05:19,759 --> 00:05:25,360
here and it gets even more interesting if you're into this sort of thing which

74
00:05:23,840 --> 00:05:29,199
you obviously are because you've made it this far the thing is while the minigun

75
00:05:27,440 --> 00:05:32,960
analogy helps us to understand bank group cooldowns in the real world it

76
00:05:31,280 --> 00:05:37,440
would be terribly inefficient to transfer ones and zeros to the CPU

77
00:05:35,199 --> 00:05:41,520
individually so instead let's imagine that our minigun is shooting all of

78
00:05:39,280 --> 00:05:44,800
these bits into an intermediary buffer called the burst buffer and we can think

79
00:05:43,680 --> 00:05:49,280
of this kind of like firing a single shotgun

80
00:05:47,360 --> 00:05:55,759
shell full of bits over to the CPU all at once a bit more impactful right now

81
00:05:52,639 --> 00:05:59,120
ddr4 modules are linked to the CPU with

82
00:05:55,759 --> 00:06:01,120
a single 64-bit bus or communication

83
00:05:59,120 --> 00:06:07,280
channel and they have a burst length of eight so we could say that our fully

84
00:06:03,440 --> 00:06:09,039
automatic ddr4 shotgun here fires 64

85
00:06:07,280 --> 00:06:12,000
pellet rounds with an eight round magazine bang bang bang bang bang bang

86
00:06:10,880 --> 00:06:18,560
bang bang so 64 bits times eight rounds gives us a

87
00:06:15,440 --> 00:06:20,319
total of 64 bytes of data per burst

88
00:06:18,560 --> 00:06:25,680
before it needs to be reloaded by our bank groups follow so far

89
00:06:22,479 --> 00:06:29,280
good ddr5 modules change this up in a

90
00:06:25,680 --> 00:06:31,759
big way instead of that single 64-bit

91
00:06:29,280 --> 00:06:35,120
bus we actually have two 32-bit

92
00:06:33,280 --> 00:06:40,720
sub-channels that can operate independently so back to our shotgun

93
00:06:37,360 --> 00:06:43,840
here we fire smaller shells with only 32

94
00:06:40,720 --> 00:06:47,680
bits each but we double our burst length

95
00:06:43,840 --> 00:06:50,960
or our magazine capacity to 16 per burst

96
00:06:47,680 --> 00:06:54,240
so if we math it up here again 32 bits

97
00:06:50,960 --> 00:06:55,840
times a burst length of 16 that is 64

98
00:06:54,240 --> 00:07:01,039
bytes per burst just like ddr4

99
00:06:57,840 --> 00:07:04,400
except now we've got two barrels that

100
00:07:01,039 --> 00:07:07,120
can fire independently each with its own

101
00:07:04,400 --> 00:07:12,400
16 round magazine but don't get carried away this isn't

102
00:07:09,520 --> 00:07:16,800
dual channel and you don't get to just add that total theoretical capacity

103
00:07:14,479 --> 00:07:21,360
together to boost your memory bandwidth you're still going to want to run

104
00:07:18,639 --> 00:07:24,400
multiple ddr5 modules in dual channel mode or

105
00:07:22,960 --> 00:07:29,280
more channels in the workstation and server space the real benefit of these

106
00:07:26,720 --> 00:07:35,599
independent sub channels is efficiency and latency in ddr4 if you only have 32

107
00:07:33,440 --> 00:07:39,919
bits of data in the burst buffer you just have to fill the rest with junk

108
00:07:37,520 --> 00:07:44,879
before you ship it out to the CPU that takes time and it means that the CPU has

109
00:07:42,720 --> 00:07:49,360
to wait around well now you don't have to wait you can just send 32 bits if

110
00:07:47,520 --> 00:07:54,960
that's all that's needed right now and the CPU won't have to wait around and

111
00:07:51,520 --> 00:07:57,120
there's more ddr5 ics so again that's

112
00:07:54,960 --> 00:08:02,240
the individual memory chips themselves now contain a basic form of ecc or error

113
00:08:00,319 --> 00:08:06,879
correction that operates completely transparently to the end user it can't

114
00:08:04,639 --> 00:08:11,919
be disabled and it serves to improve stability during high speed data storage

115
00:08:08,879 --> 00:08:14,879
and transfers within the ic honestly

116
00:08:11,919 --> 00:08:18,160
this was way overdue in my opinion but i'm still grateful we're finally getting

117
00:08:16,479 --> 00:08:21,599
it especially considering that unregistered ddr5 dimms you know the

118
00:08:20,319 --> 00:08:26,080
kind that just goes in your regular desktop computer are expected to hit

119
00:08:23,440 --> 00:08:31,599
capacities of 128 gigabytes on a single stick

120
00:08:29,120 --> 00:08:35,760
and load reduced dimms are potentially able to go as high as four terabytes per

121
00:08:34,159 --> 00:08:40,320
module with a combination of improved density and dye stacking in the coming

122
00:08:37,919 --> 00:08:45,200
years but let's slow down for a second in spite of its benefits ddr5 isn't some

123
00:08:42,719 --> 00:08:50,560
kind of magic silver bullet either and at the same frequency let's say 4 800

124
00:08:48,240 --> 00:08:57,200
mega transfers per second overclock spec ddr4 is actually expected to outperform

125
00:08:54,320 --> 00:09:00,240
this bass spec ddr5 well no problem you might think you'll just want to

126
00:08:58,480 --> 00:09:04,240
overclock the snot out of your ddr5 and go faster right

127
00:09:02,240 --> 00:09:08,800
might not be quite that simple remember the on module power management ic well

128
00:09:06,560 --> 00:09:13,279
as it turns out there are two different types of them

129
00:09:10,160 --> 00:09:16,160
one is not designed to go higher than

130
00:09:13,279 --> 00:09:20,240
the default of 1.1 to about

131
00:09:17,080 --> 00:09:22,640
1.435 volts the other kind which has to

132
00:09:20,240 --> 00:09:27,120
be specifically built onto your module at the time of construction is a

133
00:09:25,120 --> 00:09:31,600
programmable mode one that can go as high as well there doesn't seem to be a

134
00:09:29,279 --> 00:09:35,680
set limit for that one so expect to see some pretty exotic modules down the line

135
00:09:33,760 --> 00:09:39,680
and some pretty exotic cooling on them truthfully even the non-oc modules

136
00:09:37,839 --> 00:09:44,399
should end up being pretty interesting since ddr5 is also getting an spd or

137
00:09:42,720 --> 00:09:48,480
speed chip facelift instead of just storing default

138
00:09:46,320 --> 00:09:52,720
frequency and latency values which is usually going to contain both a stock

139
00:09:50,160 --> 00:09:56,640
and an overclocked or xmp setting it now also handles signaling to the power

140
00:09:54,480 --> 00:10:00,880
management ic and to any other microcontrollers on the module like RGB

141
00:09:58,800 --> 00:10:05,360
lighting controllers so i'm expecting that to directly result in more creative

142
00:10:03,600 --> 00:10:08,800
lighting implementations than we've ever seen before and

143
00:10:06,640 --> 00:10:13,360
lord knows that is what the industry needs more RGB i saved the best for

144
00:10:11,040 --> 00:10:16,480
lassie just like i saved our sponsor for last thanks to microcenter for

145
00:10:14,800 --> 00:10:20,640
sponsoring this video microcenter has partnered with ASUS to create a new easy

146
00:10:18,800 --> 00:10:23,600
to use online pc building tool that helps customers build their own computer

147
00:10:22,399 --> 00:10:27,760
with three different base starting points value performance or ultimate

148
00:10:26,160 --> 00:10:31,440
each base system will include a case with a pre-installed motherboard power

149
00:10:29,279 --> 00:10:35,440
supply and separately packaged graphics card you then add your choice of CPU

150
00:10:33,360 --> 00:10:38,720
between AMD and Intel as well as your choice of RAM storage and operating

151
00:10:37,120 --> 00:10:42,480
system the parts can be arranged for same day in-store pickup or for an added

152
00:10:40,800 --> 00:10:45,440
build fee micro center will assemble the computer for you if you're unsure of

153
00:10:44,000 --> 00:10:50,959
what parts you need micro center's expert technicians can walk you through selecting your components so don't wait

154
00:10:48,959 --> 00:10:56,959
check out micro center's new pc builder and get a free 240 gig SSD if you're a

155
00:10:54,160 --> 00:10:59,680
new customer at the links down below if you're looking for another video to

156
00:10:58,000 --> 00:11:06,079
watch maybe check out our most recent look into how memory speed impacts

157
00:11:01,519 --> 00:11:06,079
performance particularly in gaming